I. INTRODUCTION

S
TATIC synchronous compensators (STATCOMs) have been applied to regulate bus voltage and to provide reactive power and power factor control in distribution and transmission systems in recent years [1] - [17] . Various STATCOM controllers with inner current regulator loop have been developed to achieve fast control of STATCOM output voltage and reactive power [3] - [9] . Johan and Frederik [10] analyzed the voltage harmonics generated by voltage-fed inverters using the pulsewidth modulation (PWM) technique.
In the literature, two typical control schemes have been proposed for STATCOMs [3] . In the phase angle control scheme [3] , [7] , only the phase angle α is employed as the control variable. The modulation index (MI) is held constant to avoid negative impacts on harmonics [3] . Thus, minimal harmonics in steady state can be reached by the phase angle control scheme since the MI is fixed. However, rapid adjustments in the reactive power output of the STATCOM cannot be achieved by the linear phase angle control [7] since reactive power is less sensitive to phase angle α than the voltage magnitude |E| [18] and the STATCOM output voltage magnitude |E| is held constant since both dc capacitor voltage reference (Vdc * ) and MI are kept constant in the linear α control scheme. To improve the response speed of the reactive power output Q, a nonlinear controller that is able to achieve wide-range phase angle control has been proposed [3] . The nonlinear α controller in [3] employed the dc capacitor voltage Vdc and its reference value Vdc * and the q-axis current i q and its reference i * q as the controller inputs. Note that the q-axis current i q was employed as one of the controller inputs since it was directly related to the STATCOM reactive power output.
Since the MI cannot be adjusted in the α control schemes, the STATCOM output voltage |E| and reactive power Q cannot be modulated rapidly until the capacitor voltage Vdc is charged or discharged to a new level. This limits the response speed of the α control scheme to a great extent since a small dc capacitor that allows fast charging or discharging is usually unacceptable due to the associated high ripple voltages.
To improve the response speed of the STATCOM output voltage and reactive power, a control scheme, in which both the MI and the phase angle α are controlled, has been proposed [3] . Note that the dc capacitor voltage reference Vdc * is held constant all the time in the MI-α control scheme [3] . Since the voltage magnitude |E| can be adjusted rapidly through the adjustment of the MI, fast modulation of the STATCOM reactive power output can be achieved due to the high sensitivity of Q with respect to |E|. However, the MI-α control scheme was not favored in [3] since the variable MI might have a negative impact on harmonic contents and others [3] . In this work, a novel control scheme with variable dc capacitor voltage reference Vdc * for the STATCOM is proposed. The main features of the proposed STATCOM controller are summarized as follows: 1) MI can be kept constant at steady state for both inductive and capacitive reactive power (VAR) compensation conditions. As a result, the output voltage harmonics of the voltage-sourced inverter (VSI) and the output current harmonics of the STATCOM at steady state can be kept minimal. 2) Under inductive VAR compensation, the dc voltage is regulated at low level and the MI is held constant at unity. The need for narrow switching pulses as a result of low MI is avoided. As a result, the switching stresses on the semiconductor devices can be reduced. The contents of this paper are as follows. First, the architecture of the proposed STATCOM controller is described. Then, a systematic procedure for the design of the current regulator, the dc voltage controller, and the ac voltage controller is presented. To avoid the overshoot and oscillatory response in the current regulator loop, pole-zero cancellation technique is employed to get a first-order system in the current regulator loop. In addition, root-locus method and pole assignment technique are employed in the design of the dc voltage controller and ac voltage controller to shift dominant poles leftward such that faster dynamic responses can be achieved. Finally, simulation and experimental results are presented to demonstrate the steady-state performance and transient responses of the STATCOM with the proposed STATCOM controller. Based on these results, the inverter output voltage and current harmonics for the proposed STATCOM controller are compared with the conventional controller with fixed Vdc * .
II. PROPOSED STATCOM CONTROLLER ARCHITECTURE
To avoid the negative impact on harmonic contents caused by variable MI in the MI-α control scheme and to enhance the response speed of the α control scheme, a novel control scheme, in which both the magnitude |E| as well as the phase angle α of the STATCOM output voltage are controlled, is depicted in Fig. 1 . It is observed from the figure that the STATCOM is composed of a VSI and a dc capacitor C. The STATCOM is connected to the point of common coupling (PCC) at the ac system through a filter with resistance R f and inductance L f . The PCC is supplied power from the ac source with source voltage v s and source impedance R s + jωL s . The objective of the STATCOM is to generate a proper control signal e = |E|∠α such that the ac bus voltage at PCC remains constant when there is a change in system load. The ac bus voltage at PCC, v pcc , the STATCOM output voltage e, and output current i are expressed in d-and q-coordinates (v d , v q , e d , e q , i d , and i q ) in the synchronous reference frame [3] .
As shown in Fig. 1 .
In this way, the advantage of minimal harmonics inherent in the α control scheme with fixed MI can be retained in the proposed STATCOM control scheme under steady-state situations. The negative impact on harmonic contents in the MI-α control scheme can thus be avoided by the proposed STATCOM control scheme. When there is a need to adjust the reactive power output during the transient period, the actual dc capacitor voltage no longer equals the steady-state reference voltage Vdc * (steady−state) as described below
As a result, the MI deviates from the steady-state value MI desired . However, this deviation of the MI has little effect on steady-state harmonic contents since the transient lasts for only a very short period. With the adjustment of the reference voltage Vdc * by the proposed dc voltage controller during the transient period, the STATCOM output voltage |E| and reactive power Q can be modulated in a very rapid manner. It is expected that the proposed STATCOM control scheme would respond faster than the conventional α control scheme where the fixed MI limits the response speed.
III. DESIGN OF THE STATCOM CONTROLLER
In Fig. 1 , the STATCOM is controlled to deliver either inductive or capacitive currents from the power system by varying its output voltages e a , e b , and e c , which can be transformed to be e d and e q in the synchronous reference frame [3] . The parameters for the system under study are listed in Table I in Appendix I-A.
To determine the proper parameters for the current regulator, the dc voltage controller and the ac voltage controller, the nonlinear equations of the study system are linearized around a nominal operating condition and the resulting linearized state equation is given byẊ
where
T is the state vector, U (t) is the input vector and Y (t) is the output vector. Then, the eigenvalues for the system with STATCOM but without any STATCOM controller can be computed and are listed in column 1 of Table II in Appendix I-B. Note that the STATCOM outputs e d and e q remain constant in this case. It is observed from Table II that the STATCOM mode (characterized by the pair of eigenvalues −85 ± j377) has less damping than the others and the eigenvalues for this mode should be shifted leftward to more desirable locations by a STATCOM controller.
The STATCOM controller design begins with the determination of the gains K1 and K2 for the current regulator using pole-zero cancellation. Then the gains K3 and K4 for the dc voltage controller are determined using pole assignment technique. This is followed by the determination of the gains K5 and K6 for the ac voltage controller using pole assignment technique. It may be necessary to repeat the procedures for the dc voltage controller and the ac voltage controller until satisfactory ac bus voltage dynamic performance is reached. Details on the design of these controllers are described below.
1) Design of the Current Regulator:
To determine K1 and K2, the closed-loop transfer functions for d-axis current and q-axis current of the STATCOM connected to the PCC can be written in the d−q synchronous frame as follows [3] , [17] :
To avoid the overshoot and oscillatory responses for the second-order system in (5), pole-zero cancellation is performed by using the following relationship between K2 and K1:
After (6) is substituted into (5), a first-order closed-loop transfer function for the current regulator can be obtained
It is observed from (7) that the crossover frequency ω crossover for the closed loop transfer function of the current regulator is given by
This is a very stable system with 90
• of phase margin. In practical implementation, the crossover frequency ω crossover is limited by the PWM carrier frequency ω c = 2πf c . The values of K1 and K2 used in this paper are given in Appendix I-C.
2) Design of the DC Voltage Controller:
The reference for the real current, i * d , is derived from a PI controller as described in (9) such that the dc capacitor voltage Vdc follows the reference value Vdc * :
After the pair of controller gains K1 = 40 and K2 = 1608 have been determined for the current regulator, we proceed to determine the gains K3 and K4 for the dc voltage controller. The reference value for the reactive current, i * q , is fixed at the rated current (−5 A) and the system is operated under full load condition with the load switch SW in Fig. 1 closed is assumed. Fig. 2 depicts the root loci for the eigenvalues associated with the critical mode for various combinations of the parameters K3 and K4. A proper pair of gains can be determined based on the consideration of enough phase margin, good damping, and fast response. Satisfactory response is achieved by the system with the controller gains K 3 = −0.01 and K 4 = −4.8 where the eigenvalues for the critical mode have been moved to the location −4.63 ± j33. Note that the eigenvalues cannot be moved too far into the left hand plane to avoid excessive large capacitor charging currents [13] . The eigenvalues of the system with STATCOM and without an ac voltage controller are listed in column 2 of Table II . It is observed from Table II that the eigenvalues for the STATCOM mode have been moved from −85 ± j377 to −3500 and −2180 with a first-order system response without overshoots after the values of K1 and K2 are determined by pole-zero cancellation method mentioned earlier.
3) Design of the AC Voltage Controller: The reference value for the reactive current, i * q , is derived from a PI controller described in (10) such that the ac bus voltage V pcc(rms) follows the preset value Vrms *
With a fixed ac voltage reference of 53 V, the stable regions for PI controller gains K5 and K6 under different loading conditions are depicted in Fig. 3 . It is obvious from Fig. 3 that the smallest stable region is observed for PI controller gains K5 and K6 when the system is operated under full load condition (load impedance equals Z L ). When the load is reduced (load impedance is doubled or tripled to 2Z L or 3Z L ), the stable region for the gains K5 and K6 expands. Thus, the PI controller gains K5 and K6 will be designed based on the system under full load condition. The design procedures for K5 and K6 are similar to those for K3 and K4 described earlier. Table II . It is observed from the eigenvalues in Table II 
IV. SIMULATION RESULTS
To examine the effectiveness of the proposed STATCOM controller with fixed modulation and variable Vdc * , the system in Fig. 1 was simulated using Matlab/Simulink and the results are presented in Figs. 5 and 6. Note that the system parameters used in the simulation are the same as those used in the experiments as described in Table I . Both steady-state performance and dynamic responses were investigated. The main purpose for the simulations and the experiments to be described in the next section is to show that fast dynamic responses can be reached by the proposed STATCOM controller with lower harmonic voltages and currents than the conventional method with fixed Vdc * at steady state.
A. Steady-State Harmonic Performance
The steady-state response curves for the STATCOM with the proposed STATCOM control scheme and with the conventional method with fixed Vdc * are compared in Fig. 5 . In the simulations, the STATCOM was operated either at rated capacitive VAR (i * q = −5 A) or at rated inductive VAR (i * q = 5 A). Only the results for capacitive VAR compensation condition are presented due to limited space. It is observed from the curves in Fig. 6(b) that the dc capacitor voltage was fixed at a high level of 250 V and the MI was 0.7 for the conventional controller. This is as expected since a lower MI is needed for a lower 
STATCOM output voltage in the capacitive VAR compensation case as Vdc
* is fixed in the conventional controller. This lower MI may cause higher harmonic contents as shown in Fig. 6(b) . On the other hand, the MI in the proposed controller remained constant at unity and Vdc was at a lower level of 185 V when the STATCOM was operated under capacitive VAR compensation condition and required a lower output voltage. Since the MI remains fixed at unity, the harmonic contents for the proposed STATCOM controller in Fig. 6(a) is much lower than those for the conventional controller in Fig. 6(b) .
B. Dynamic Responses
It has been demonstrated in Fig. 6 that the proposed STATCOM controller with fixed MI gives better harmonic performance than the conventional controller with fixed Vdc * Fig. 7 . Experimental setup for a prototype STATCOM. at steady state. To examine the dynamic performance of the proposed STATCOM controller, the system was simulated under a step change in i * q , a three-phase line to neutral fault, and a step load change. The dynamic response curves from these simulations are similar to those from the experiments. Because of limited space, the simulation results from dynamic tests are not shown here and detailed discussions on the dynamic responses will be made in the next section using the experimental results in Fig. 11 .
V. EXPERIMENTAL RESULTS
A prototype 5 kVA STATCOM for a simple power distribution system has been implemented at the laboratory. Fig. 7 shows the experimental setup. The system consists of an ac voltage source with voltage v s , two impedance loads (one is fixed and the other is connected to the PCC through a switch) that draw lagging current, and a STATCOM that generates reactive current to control PCC bus voltage. The STATCOM is composed of a VSI and a dc capacitor. The STATCOM control hardware comprises a PLL circuit, a voltage and current sensing circuit, an A/D converter module, and a real-time digital controller module. The parameters of the system have been given in the Table I of Appendix I-A. Figs. 8-11 depict the results from experiments.
A. Steady-State Harmonic Performance
By comparing the response curves in Fig. 8 from experiments and the results in Fig. 5 from simulations, it is obvious that the experimental results are close to the simulation results. Therefore, the conclusions that have been made with regard to simulation results apply equally well to the experimental results and will not be repeated. It is worth noting that the dc capacitor voltage reference Vdc * was fixed at 250 V in the conventional controller while the MI was fixed at unity in the proposed controller in both simulation and experiments.
To compare the steady-state performance of the proposed STATCOM control method with fixed MI and the conventional control method with fixed Vdc * , the total harmonic distortions for inverter output voltage (e) and inverter output current (i) are shown in Fig. 10 . It is found that the proposed STATCOM control method generates lower THDv and THDi than the conventional control scheme over the entire operational range. The reduction of THDv by the proposed STATCOM controller is more significant when the STATCOM is operated in the inductive load VAR compensation condition (for example, V dc = 103 V, MI = 1.0 for the proposed STATCOM controller and V dc = 250 V, MI = 0.4 for the conventional controller while i * q = 5 A), as shown in Fig. 10(a) . It is also observed from Fig. 10(b) that the THDi of the output current from the proposed STATCOM controller is less than that from the conventional controller. Note that THDi is undefined when the output reactive fundamental current is close to zero.
To make the STATCOM effective for the system operated at either capacitive or inductive compensation condition, the dc capacitor voltage reference Vdc * must be maintained at a sufficiently high level. Keeping the dc voltage constant simplifies the voltage control scheme, but increases the switching stress. The high stress is more significant when the STATCOM is operated under inductive reactive power compensation situation since the low MI causes narrow pulses from the PWM comparing circuit. The high stress problem can be relieved by using the proposed STATCOM control scheme where the dc voltage reference changes with the reactive power demand and the possibility of narrow switching pulses resulting from low MI is reduced. Since the MI can be fixed at unity which gives minimal inverter output voltage harmonics at steady state under all possible reactive power demands, the switching pattern for the proposed STATCOM control scheme is composed of wider pulses and the resulting switching stresses are lower.
B. Dynamic Response
To examine the dynamic performance of the proposed STAT-COM controller, the system was tested under a step change in i * q , a three-phase line to neutral fault, and a step load change. Fig. 11 depicts the results from these experiments.
1)
Step Change in i * q : The dynamic response curves for the system operated under full load (load switch SW is switched on) and with the proposed STATCOM controller are depicted in Fig. 11(a) , when there was a step change in the reference value for the quadrature axis current (reactive current) (i * q ). It is observed from Fig. 11(a) that, in response to a step change from −8 to 8 A in i * q , the reactive current i q settles in 10 ms. Immediately after the step input, the MI changed to values somewhat larger than unity but soon settled to the steady-state value of unity. The dc capacitor voltage settled to a new value that is higher than the original one to give higher STATCOM output voltage and deliver more reactive current.
2) Three-Phase Line to Neutral Fault: When there was a fault from t = 0.2 s to t = 0.6 s, the PCC bus voltage dipped to a lower level of 47 V (about 10%) for the system without STATCOM. The dynamic response curves for the system with STATCOM are depicted in Fig. 11(b) . It is observed that the PCC bus voltage V pcc(rms) recovered to the reference value of 53 V within 170 ms with an overshoot of 8 V. In this case, i q changed from −0.5 to −20 A and Vdc increased from 136 to 295 V in about 170 ms.
3)
Step Load Change: The dynamic response curves are depicted in Fig. 11(c) when the switchable load impedance R Lsw + jωL sw was switched off at t = 0.1 s and switched on at t = 0.6 s. It is observed from the response curves in Fig. 11(c) that the ac bus voltage V pcc(rms) settled to the reference value of Vrms * = 53 in about 170 ms with an overshoot of 4 V when the load impedance was switched off at 100 ms. In addition, both the reactive current i q and dc capacitor voltage Vdc settled to new values in about 170 ms. It is noted that neither overshoots nor oscillatory responses are observed in Fig. 11 . This is as expected since the current regulator has been designed based on pole-zero cancellation to achieve first-order system response without overshoots and oscillations.
VI. CONCLUSION
A novel control scheme with fixed MI and variable dc capacitor voltage reference has been proposed for a STATCOM that is used to provide reactive power compensation and regulate ac system bus voltage. A systematic approach based on polezero cancellation has been developed for the current regulator in the STATCOM to achieve first-order system response without overshoots and oscillations in the real current (i d ) and reactive current (i q ). To have fast transient responses for the STATCOM, root-locus method and pole assignment technique have been employed in the design of the dc voltage controller and ac voltage controller such that the dominant poles are shifted leftward. The effectiveness of the proposed STATCOM controller has been demonstrated by steady state and transient response curves from both simulations and experiments. A major feature of the proposed dc voltage controller is that the MI is held constant at steady state for both inductive and capacitive reactive power compensation situations. Thus, lower harmonic voltages and currents can be achieved by the proposed STATCOM controller than the conventional controller with fixed dc capacitor voltage and variable MI. In the case of inductive VAR compensation, the dc voltage is regulated at a low level and the MI is held constant at unity. The need for narrow switching pulses as a result of low MI is avoided and the switching stresses on the semiconductor devices can be reduced. During the transient of decreasing capacitive and increasing inductive reactive power compensation, the controller can use high dc voltage to control both MI and phase angle to generate the required reactive current in a very efficient manner. In addition, the proposed STATCOM controller with parameters designed using the proposed approach has good dynamic responses in the reactive current reference step change testing, ac bus voltage regulation testing under a three-phase line to neutral fault, and a step load change testing.
APPENDIX I
A. System Parameters
See Table I .
B. System Eigenvalues
See Table II .
C. Calculation of K1 and K2
In this paper, the crossover frequency ω crossover is set as
The inverter switching frequency f c used in this work is 1920 Hz. From (8) and (6), K1 and K2 can be calculated as follows: Ben-Sheng Chen received the B.S. degree from the
